

REMARKS

Applicants respectfully requests reconsideration of this application as amended.

Office Action Rejections Summary

Claims 1 and 8 have been rejected under 35 U.S.C. §112, first paragraph, as failing to comply with the written description requirement.

Claims 1, 2 and 7 have been rejected under 35 U.S.C. §102(b) as being anticipated by U.S. Patent No. 5,504,440 of Sasaki ("Sasaki").

No basis for rejection was provided for claims 3 and 8-10.

Claims 4-6 are allowed.

Status of Claims

Claims 1-10 are pending in the application. Claims 1, 2, 7-10 have been amended. The amended claims are supported by the specification. No claims have been added. No new matter has been added. No claims have been canceled.

Claims 4-6 are allowed. Therefore, the following remarks are directed to the rejected claims.

Claim Rejections

Claims 1 and 8 have been rejected under 35 U.S.C. §112, first paragraph, as failing to comply with the written description requirement. It is submitted that claims 1 and 8 as amended comply with the written description requirement.

Claims 1 and 2 have been rejected under 35 U.S.C. §102(b) as being anticipated by Sasaki. It is submitted that claim 1 is patentable over Sakaki.

Claim 1, as amended, recites:

A programmable logic device, comprising:
an internal three-statable bus having conductors;
a plurality of interface logic having at least one logic control signal, each of the plurality of interface logic comprising at least one driving element, wherein the at least one driving element is configured to couple to the conductors of the internal three-statable bus, wherein the at least one driving element is operable to drive the internal three-statable bus, and wherein **the at least one driving element is coupled to the at least one logic control signal of the plurality of interface logic.**

(emphasis added)

Sasaki discloses a program controlled bus where the drivers 52, 52a, 53a, 53b, 58, 59 of FIG. 2 are program controlled through 54, 54a, 51, 51a, 51c to drive the bus 12, 15 of FIG. 2. This is evident both in FIG. 2 and in col. 5, line 40-53 of Sasaki which states “[t]he driver circuit functions as a programmable three state buffer operating under control of an input signal supplied to it one line 54. Line 54 is coupled to a register or other means within which the program for controlling the overall programmable device is stored.” As such, the control in Sasaki is set and fixed at circuit configuration time and there is no logic control on the bus while circuit is operating.

In contrast to Sasaki, claim 1 includes the limitation that “the at least one driving element is coupled to the at least one logic control signal of the plurality of interface logic.” Therefore, it is submitted that claim 1 is patentable over Sasaki.

Given that claims 2-3 depend from and include the limitations of claim 1, it is submitted that claims 2-3 are also patentable over Sasaki.

Claim 7 has been rejected under 35 U.S.C. §102(b) as being anticipated by Sasaki. It is submitted that claim 7 is patentable over Sasaki.

Claim 7, as amended, recites:

A method, comprising:
driving an internal three-statable bus using at least one driving element of an interface logic; and

coupling the at least one driving element to at least one logic control signal of the internal three-statable bus.

(emphasis added)

Sasaki discloses a program controlled bus where the drivers 52, 52a, 53a, 53b, 58, 59 of FIG. 2 are program controlled through 54, 54a, 51, 51a, 51c to drive the bus 12, 15 of FIG. 2. This is evident both in FIG. 2 and in col. 5, line 40-53 of Sasaki which states “[t]he driver circuit functions as a programmable three state buffer operating under control of an input signal supplied to it one line 54. Line 54 is coupled to a register or other means within which the program for controlling the overall programmable device is stored.” As such, the control in Sasaki is set and fixed at circuit configuration time and there is no logic control on the bus while circuit is operating.

In contrast to Sasaki, claim 7 includes the limitation of “coupling the at least one driving element to at least one logic control signal of the internal three-statable bus.” Therefore, it is submitted that claim 7 is patentable over Sasaki.

Given that claims 8-10 depend from and include the limitations of claim 7, it is submitted that claims 8-10 are also patentable over Sasaki

In conclusion, applicants respectfully submit that in view of the arguments set forth herein, the applicable rejections have been overcome.


If the Examiner believes a telephone interview would expedite the prosecution of this application, the Examiner is invited to contact Daniel Ovanezian at (408) 720-8300.

If there are any additional charges, please charge our Deposit Account No. 02-2666.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: 4/22, 2005


Daniel E. Ovanezian
Registration No. 41,236

12400 Wilshire Boulevard
Seventh Floor
Los Angeles, CA 90025-1026
(408) 720-8300

FIRST CLASS CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to Commissioner for Patents, PO Box 1450, Alexandria, Virginia 22313-1450.

on 4/22/05
Date of Deposit

JUANITA BRISCOE
Name of Person Mailing Correspondence


Signature

4/22/05
Date